???????????????????????????????? “???????????” The memory controller caches are at 48MB With this chip, allowing for for theoretically amplified memory bandwidth for various SoC blocks as well as reducing off-chip DRAM visitors, Hence also decreasing energy and energy use with the chi